AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors
نویسندگان
چکیده
Tile-based many-core architectures are extensively used in modern system-on-chip designs to achieve scalable computing performance with adequate energy efficiency. Heterogeneity is the key element boost and keep consumption under certain limits for several application domains. However, steady increase of using many custom heterogeneous tiles leads an expansion design integration cost limited re-usability. The recent widespread open-source RISC-V ISA provides potential develop modular compute units that can be domains high reduction non-recurring engineering costs. motivation this work bring modularity adaptability features tile-based by increasing their flexibility realize different configurations less time In work, AGILER proposed as adaptive tile-base architecture based processors. consists adaptable multi-/single-core supports 32-/64-bit ISAs memory hierarchies. Inter-tile communication developed on a network-on-chip degree system scalability. run-time adaptation through internal reconfiguration manager dynamic partial over Xilinx FPGAs. Evaluation results demonstrate up 685 MOPS $8\times 32$ -bit 316 64$ bandwidth 7.4 GB/s. evaluated Virtex Ultrascale+ FPGA maximum 38.1 ms single tile.
منابع مشابه
An Adaptive Framework for Managing Heterogeneous Many-Core Clusters
The computing needs and the input and result datasets of modern scientific and enterprise applications are growing exponentially. To support such applications, High-Performance Computing (HPC) systems need to employ thousands of cores and innovative data management. At the same time, an emerging trend in designing HPC systems is to leverage specialized asymmetric multicores, such as IBM Cell an...
متن کاملPower-Aware Core Management Scheme for Heterogeneous Many-Core Architecture
OF THE THESIS Power-Aware Core Management Scheme for Heterogeneous Many-Core Architecture By Myoung-Seo Kim Master of Science in Computer Engineering University of California, Irvine, 2015 Professor Jean-Luc Gaudiot, Chair The main challenge in designing the future heterogeneous many-core architecture on the same chip is to provide a solution that has low power consumption, in addition to trade...
متن کاملPartition-Based Hardware Transactional Memory for Many-Core Processors
Transactional memory is an appealing technology which frees programmer from lock-based programming. However, most of current hardware transactional memory systems are proposed for multi-core processors, and may face some challenges with the increasing of processor cores in many-core systems, such as inefficient utilization of transactional buffers, unsolved problem of transactional buffer overf...
متن کاملThermal Field Management for Many-core Processors
This paper first presents an analysis of the global thermal field in many core processors in deep nanometer (to 16nm) nodes under power and thermal budget. We show that the thermal field can have significant spatiotemporal non-uniformity along with high maximum temperature. We propose spatiotemporal power multiplexing as a proactive method to reduce spatial and temporal temperature gradients. S...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Access
سال: 2022
ISSN: ['2169-3536']
DOI: https://doi.org/10.1109/access.2022.3168686